Logic Verification of Product-Line Variant Requirements

Record type:

paper

Creator:

RipHosAzaHas

Host:

Formal verification of variant requirements has gained much interest in the software product line (SPL) community. Feature diagrams are widely used to model product line variants. However, there is a lack of precisely defined formal notation for representing and verifying such models. This paper presents an approach to modeling and verifying SPL variant feature diagrams using first-order logic. It provides a precise and rigorous formal interpretation of the feature diagrams. Logical expressions can be built by modeling variants and their dependencies by using propositional connectives. These expressions can then be validated by any suitable verification tool. A case study of a Computer Aided Dispatch (CAD) system variant feature model is presented to illustrate the verification process. 4 pages, 4 figures, Sofware Engineering and Applied Computing (ACSEAC), 2012 African Conference on

Visit

arxiv.org

Measurement, Reporting and Verification Requirements for a National Agrivoltaics Standard: Turning Requirements into Evidence

A standard is enforceable only to the extent that its requirements can be measured, reported and ind

On-Line Handwriting Signature Verification Based On Using Extreme Points Extraction

This paper presents a method for on-line Handwriting Signature Verification (HSV) using Extreme Poin

Testing logic.

Objectives

The World Health Organization supports both the screen-and-treat (ST) appro

Layered Logic

Organizations instantiate multiple institutional logics, which operate in a nested fashion across le

Comparing the protection and use of online personal information in South Africa and the United Kingdom in line with data protection requirements

Purpose The purpose of this study was to investigate the difference between South Africa (SA) and

SIMSafe/mobile-verification

An online Know Your Customer (KYC) service to verify mobile number / SIM registration details (start